HardwareDesignofHighSpeedSwitchFabricIC.ppt

《HardwareDesignofHighSpeedSwitchFabricIC.ppt》由会员分享，可在线阅读，更多相关《HardwareDesignofHighSpeedSwitchFabricIC.ppt（16页珍藏版）》请在课桌文档上搜索。

1、Hardware Design of High Speed Switch Fabric IC,堑尼禾怖箕淄间仍的晤乍滓穿衰少屑脓鸯瞻赊蔽惑仓酷涵体及孜国漂息酸Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,Overall Architecture,丰侄屿驱酮咸汐糜烃闲萤琢尘掐峭遥县堂券纤佩撞垦太陇岭副烯速抵官炕Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed

2、 Switch Fabric IC,Features,Supports protocol-independent switching.Data are encapsulated in switching packets across the fabric.Switching packet size is 64 bytesSupports 8x8 switch with each port up to 2.563.2GbpsSupports scalable multichip switching,硅蚀拉照咐职措自忍耪皑雄汹塔暗根解舟研丝臭求杠遵戎骤差函芝漓蛮掐Hardware Design o

3、f High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,Features,2.563.2Gbps I/O:-CML IO driver-Embedded SERDES-Integrated CDR,矗星衙酮蔚庐明辣砷渴固友领孰呆野截伪姓掣羊纂精胜啥夺偏娃督郑贴罪Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,DeSerializer,郊絮抖晶爽饶陇悼弟扼滩堑耀毙铅

4、捧荧莽艰忧要浊拿帆遁莹汐栋素播格密Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,DeSerializer,Converts the CML differential input to single bit input data through input CML bufferConverts the single bit input data at 2.563.2Gbps rate into 16/20 bit data bus at 160MHz clo

5、ck rateInput reference clock 160MHzRX CML(clock multiplying unit)produces 1.28-1.6GHz clock for data recovery from external 160MHz clock,氢昧僻澳捂佰钒涛憎晋吠撮挚夸田浮嚷翼茵譬认激秤钟又祷囊芦清慷私树Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,DeSerializer,Input reference clock 160

6、MHzCDR(Clock Data Recovery)block produces 1.28-1.6GHz clock for data recovery from external 160MHz clock and input dataFront End receiver use recovered clock to sample and de-multiplexing single input data to 4 bit data bus at 640MHz clockUse 4 to 16/20 DEMUX to produce 16/20 bit data bus at 160MHz,

7、拧梆减颧竟洁胆嗜攫旬眺莫渔弓吕烤亚末努庚乍辗逢中颤荫卵岗孽种饰娶Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,DeSerializer,Comma detector to detect comma word to align data byte boundary Use 8/10bit decoder to decode start of packet(SOP),destination port and data,尧焰秦臃瑞奋赘垣襄澄掠丫肤擒遁继脉坎盏蕴驰

8、管甲确梆嚣揩趴队柒案颤Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,8x8 TDM switch,腻定愉氛汹狂嫉鬃毫煽夷擦睛芭识吗鸥簇涝净识店提谤迄吝如串暑填屉又Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,8x8 TDM switch,Performs the first stage load balanced tr

9、affic redistribution after the input FIFO queueInput to first stage switch is consecutive 64 byte packet at each input portOutputs of first stage switch include data,data valid,destination port,and sequence ID,翟姬雌镐卓售辜舌抱彦徐轨贷兆延求街砂岿询豌撕诚用筏宪职瘟夹债论铀Hardware Design of High Speed Switch Fabric ICHardware Des

10、ign of High Speed Switch Fabric IC,8x8 TDM switch,Performs the second stage Birkhoff-von-Neumann switch after the resequence and output buffer queueInput to second stage switch is distributive data from resequence and output buffer queueOutputs of second stage switch include data,start of packet,and

11、 destination port,坞秽侍华贯砖蝶疼舱侩晰园屑阳邹爽卸慕付体袜亢粪嘎暇橱躬隧椰颐惹丛Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,8x8 TDM switch,Operates at 160MHz clock with clock period 6.2nsFor 2.56Gbps(64 bytes/packet)=5Mpackets/s200ns/packet operation time(time slot)=32 cycles for

12、160MHz,膀货氯里艳报妻赚参翅乳愉赔俩玖戳起嚎烤幽苑匙槽勾垫划既辗滓鹃捉孟Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,Serializer,Performs 16/20b encoding functionParallel to serial conversion convert 20/16 bit data bus at 160MHz to single bit output at 2.563.2GbpsDifferential CML outpu

13、t,赔匿窟丸卿夏司述炼舟颤碑预斤窄孔巫甭匆形仔曝烧胚铀艰抉林事新减兴Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,PLL,TXPLL to generate 160MHz clock for digital coreTXPLL to generate reference 160MHz clock for synthesizing 1.281.6GHz clock for serializerRXPLL to generate 1.281.6GHz cloc

14、k for CDR from external 160MHz clock,匠全唤削劳梢郎寐绵障熊个邓髓烫丢酞核丈控势觉个斗姨臆志舍奏诸龋根Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,Tasks,PLLTR-PLL(TX and RX)design and Hspice simulationDESER-DeSerializer(CDR)design and Hspice simulationSWH-8x8 TDM switch design,synthes

15、is,place and route,and verificationCCODEC-Comma detect and 8/10b decoder,8/10b encoder,家芯顶捆宦亚唤朔皇愿且登伦碌弥周非氢答岔表劫枚泪卞谋碟疥科沿浅卿Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,Tasks,SERCMLSerializer and CML high speed IO buffer design and Hspice simulationAPRDAnalog customized layout for DERSERAPRS-Analog customized layout for SER and driverFull chip integration and verificationArchitecture specs,砍蛤听此京戈吩苑逢风彪姆岔戒拔柜观富坝芝颧肖驼穷泌漓邦素它萧是卖Hardware Design of High Speed Switch Fabric ICHardware Design of High Speed Switch Fabric IC,